



(19) Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) EP 0 539 358 B1

(12)

EUROPEAN PATENT SPECIFICATION

(45) Date of publication and mention  
of the grant of the patent:  
18.06.1997 Bulletin 1997/25

(51) Int Cl. 5 G11C 11/56, G11C 16/06

(21) Application number: 90906720.9

(86) International application number:  
PCT/US90/01984

(22) Date of filing: 12.04.1990

(87) International publication number:  
WO 90/12400 (18.10.1990 Gazette 1990/24)

(54) EEPROM including reference cell

EEPROM mit Referenzzelle

EEPROM ayant une cellule de référence

(84) Designated Contracting States:  
DE FR GB IT NL

(74) Representative: Kopacz, William James  
83, Avenue Foch  
75116 Paris (FR)

(30) Priority: 13.04.1989 US 337579  
11.04.1990 US 508273

(56) References cited:

US-A- 4 252 059	US-A- 4 279 024
US-A- 4 460 982	US-A- 4 495 602
US-A- 4 612 629	US-A- 4 733 394
US-A- 4 799 195	US-A- 4 809 231

(43) Date of publication of application:  
05.05.1993 Bulletin 1993/18

- IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-22, no.3, June 1987, NEW YORK US pages 460-463 BLEIKER ET AL. 'A FOUR STATE EEPROM USING FLOATING GATE MEMORY CELLS'

(60) Divisional application:  
96114367.496114368,296115502.5

- IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-22, no.4, August 1987, NEW YORK US pages 548 - 552 MASUOKA ET AL. 'A 256 KBIT FLASH EEPROM USING TRIPLE POLYSILICON TECHNOLOGY'

(73) Proprietor: SanDisk Corporation  
Santa Clara, California 95054 (US)

- PATENT ABSTRACTS OF JAPAN vol. 12, no. 136 (P-694) 26 April 1988 & JP-A-62 257 699 (NIPPON DENSO CO LTD) 10 November 1987

(72) Inventors:

- PATENT ABSTRACTS OF JAPAN vol. 12, no. 136 (P-694) 26 April 1988 & JP-A-62 257 699 (NIPPON DENSO CO LTD) 10 November 1987

- MEHROTRA, Sanjay  
Milpitas, CA 95035 (US)
- HARARI, Eliyahu  
Los Gatos, CA 95035 (US)
- LEE, Winston  
San Francisco, CA 94122 (US)

- PATENT ABSTRACTS OF JAPAN vol. 12, no. 136 (P-694) 26 April 1988 & JP-A-62 257 699 (NIPPON DENSO CO LTD) 10 November 1987

- PATENT ABSTRACTS OF JAPAN vol. 12, no. 136 (P-694) 26 April 1988 & JP-A-62 257 699 (NIPPON DENSO CO LTD) 10 November 1987

EP 0 539 358 B1

Note: Within nine months from the publication of the mention of the grant of the European patent, any person may give notice to the European Patent Office of opposition to the European patent granted. Notice of opposition shall be filed in a written reasoned statement. It shall not be deemed to have been filed until the opposition fee has been paid. (Art. 99(1) European Patent Convention)

**Description****BACKGROUND OF THE INVENTION**

This invention relates generally to semiconductor electrically erasable/programmable read only memories (EEProm), and specifically to circuits and techniques for reading and programming their state.

EEProm and electrically programmable read only memory (Eeprom) are typically used in digital circuits for non-volatile storage of data or program. They can be erased and have new data written or "programmed" into their memory cells.

An Eeprom utilizes a floating (unconnected) conductive gate, in a field effect transistor structure, positioned over but insulated from a channel region in a semiconductor substrate, between source and drain regions. A control gate is then provided over the floating gate, but also insulated therefrom. The threshold voltage characteristic of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, the minimum amount of voltage (threshold) that must be applied to the control gate before the transistor is turned "on" to permit conduction between its source and drain regions is controlled by the level of charge on the floating gate.

The floating gate can hold a range of charge and therefore an Eeprom memory cell can be programmed to any threshold level within a threshold window. The size of the threshold window, delimited by the minimum and maximum threshold levels of the device, depends on the device's characteristics, operating conditions and history. Each distinct threshold level within the window may, in principle, be used to designate a definite memory state of the cell.

For Eeprom memory, the transistor serving as a memory cell is programmed to one of two states by accelerating electrons from the substrate channel region, through a thin gate dielectric and onto the floating gate. The memory states are erasable by removing the charge on the floating gate by ultra-violet radiation.

An electrically erasable and programmable read only memory (EEProm) has a similar structure but additionally provides a mechanism for removing charge from its floating gate upon application of proper voltages. An array of such EEprom cells, referred to as a "Flash" EEprom array when an entire array of cells, or significant group of cells of the array, is erased simultaneously (i.e., in a flash). Once erased, a cell can then be reprogrammed.

A specific, single cell in a two-dimensional array of Eeprom, Eeprom cells is addressed for reading by application of a source-drain voltage to source and drain lines in a column containing the cell being addressed, and application of a control gate voltage to a word line connected to the control gates in a row containing the cell being addressed.

An addressed memory cell transistor's state is read

by placing an operating voltage across its source and drain and on its control gate, and then detecting the level of current flowing between the source and drain. The level of current is proportional to the threshold level of the transistor, which in turn is determined by the amount of charge on its floating gate.

In the usual two-state EEprom cell, one breakpoint threshold level is established so as to partition the threshold window into two regions. The source/drain current is compared with the breakpoint threshold level that was used when the cell was programmed. If the current is higher than that of the threshold, the cell is determined to be in a "zero" state, while if the current is less than that of the threshold, the cell is determined to be in the other state. Thus, such a two-state cell stores one bit of digital information. A current source which may be externally programmable is often provided as part of a memory system to generate the breakpoint threshold current.

20 IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-22, no. 4, Aug. 1987, New York, USA, pages 548-552, MASUOKA et al.: "A 256-kbit Flash EEPROM Using Triple-PolySilicon Technology," discloses a Flash EEPROM in accordance with the preamble of claim 1.

25 An EEprom having a plurality of different thresholds used for discriminating four states of multi-bit cells is known from IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. SC-22, no. 3, June 1987, New York, USA, pages 460-463, BLEIKER et al.: "A Four-State EEPROM Using Floating-Gate Memory Cells," US-A-4,460,962. Gee et al.: "Intelligent Electrically Programmable and Electrically Erasable ROM," US-A-4,495,602, Sheppard, D. P.: "Multi-bit Read Only Memory Circuit."

30 Thus, for a multi-state EEprom memory cell, each cell stores two or more bits of data. The information that a given EEprom array can store is thus increased by the multiple of number of states that each cell can store. Accordingly, it is a primary object of the present invention to provide a system of EEprom memory cells which makes it possible to utilize the cells to store more than one bit of data.

It is a further object of the present invention to provide improved read circuits as part of an Eeprom or EEprom integrated circuit memory chip.

45 It is also an object of the invention to provide read circuits which are simpler, easier to manufacture and have improved accuracy and reliability over an extended period of use.

50 It is also an object of the present invention to make it possible to provide improved program circuits as part of an Eeprom or EEprom integrated circuit memory chip.

It is also an object of the invention to make it possible to provide program circuits which are simpler, easier to manufacture and have improved accuracy and reliability over an extended period of use.

55 It is another object of the present invention to provide memory read and program techniques that auto-

matically compensate for effects of temperature, voltage and process variations, and charge retention.

It is yet another object of the present invention to provide Flash EEPROM semiconductor chips that can replace magnetic disk storage devices in computer systems.

Further, it is an object of the present invention to provide a Flash EEPROM structure capable of an increased lifetime as measured by the number of program/read cycles that the memory can endure.

In accordance with the invention, there is provided a non-volatile memory including: an array of a plurality of addressable semiconductor electrically erasable and programmable memory cells of the type having a source, a drain, a control gate, a floating gate capable of retaining a charge level programmed into it during use of the memory, and an erase electrode capable of removing charge from the floating gate. There is also included a system for reading whether the programmed state of an addressed cell is greater than or less than a predetermined threshold, a reference memory cell, and a reading means responsive to the reference cell for comparing the charge level of an addressed cell with that of said reference cell. Significantly, this memory includes means responsive to erasure and reprogramming of the memory cell array for erasing and reprogramming the reference cell with a charge that is substantially equal to or proportional to the threshold.

Further, in accordance with the invention, there is provided a non-volatile memory including an EEPROM array including a plurality of groups of individually addressable EEPROM memory cells, each group of cells being erasable together as a unit, with at least one predetermined threshold level for demarcating between two conduction states of the cells in the EEPROM array, and at least one group reference cell provided as part of each group of memory cells for storing a group threshold level corresponding to the predetermined threshold level. There is also provided means for reading an addressed cell of the group of cells by comparison with the group threshold level, and means responsive to erasure and reprogramming of the group of cells for erasing and reprogramming the group reference cell to a group threshold level corresponding to the predetermined threshold level.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view of an EEPROM device integrated circuit structure that can be used to implement the various aspects of the present invention;

Figure 2 is a view of the structure of Figure 1 taken across section 2-2 thereof;

Figure 3 is an equivalent circuit of a single EEPROM cell of the type illustrated in Figures 1 and 2;

Figure 4 shows an addressable array of EEPROM cells;

Figure 5 is a block diagram of an EEPROM system in which the various aspects of the present invention are implemented;

Figure 6 illustrates the partitioning of the threshold window of an EEPROM cell which stores one bit of data;

Figure 7A illustrates the partitioning of the threshold window of an EEPROM cell which stores two bits of data;

Figure 7B illustrates the partitioning of the source-drain conduction current threshold window of the EEPROM cell of figure 7A;

Figures 8A and 8B are curves that illustrate the changes and characteristics of a typical EEPROM after a period of use;

Figure 9A illustrates read and program circuits for a master reference cell and an addressed memory cell according to the present invention;

Figure 9B illustrates multi-state read circuits with reference cells according to the present invention;

Figures 9C(1)-9C(8) illustrate the timing for multi-state read for the circuits of Figure 9B;

Figure 10 illustrates a specific memory organization according to an embodiment of the present invention;

Figure 11 shows an algorithm for programming a set of local reference cells according to an embodiment of the present invention;

Figure 12A shows a read embodiment of a read circuit using local reference cells directly;

Figure 12B shows a read algorithm for the embodiment of Figure 12A;

Figure 13A shows an alternative embodiment of a read circuit using local reference cells indirectly;

Figure 13B is a programmable circuit for the biased reading of the master reference cells according the alternative embodiment;

Figure 13C is a detail circuit diagram for the programmable biasing circuit of Figure 13B;

Figure 13D shows a read algorithm for the embodiment of Figure 13A;

Figure 14 illustrates the read/program data paths for a chunk of cells in parallel;

Figure 15 shows an on chip program/verify algorithm according to the present invention;

Figure 16 is a circuit diagram for the compare circuit according to an embodiment of the present invention;

Figure 17 is a circuit diagram for the program circuit with inhibit according to an embodiment of the present invention;

Table 1 and 2 list typical examples of operating voltages for the EEPROM cell of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

There are many specific Eeprom, EEPROM semiconductor integrated circuit structures that can be utilized in making a memory array with which the various aspects of the present invention are advantageously implemented.

"Split-Channel" EEPROM Cell

A preferred EEPROM structure is generally illustrated in the integrated circuit cross-sectional views of Figures 1 and 2. Describing this preferred structure briefly, two memory cells 11 and 13 are formed on a lightly p-doped substrate 15. A heavily n-doped implanted region 17 between the cells 11 and 13 serves as a drain for the cell 11 and a source for the cell 13. Similarly, another implanted n-doped region 19 is the source of the cell 11 and the drain of an adjacent cell, and similarly for another n-doped region 21.

Each of the memory cells 11 and 13 contains respective conductive floating gates 23 and 25, generally made of polysilicon material. Each of these floating gates is surrounded by dielectric material so as to be insulated from each other and any other conductive elements of the structure. A control gate 27 extends across both of the cells 11 and 13 in a manner to be insulated from the floating gates and the substrate itself. As shown in Figure 2, conductive strips 29 and 31 are additionally provided to be insulated from each other and other conductive elements of the structure, serving as erase gates. A pair of such erase gates surrounds the floating gate of each memory cell and are separated from it by an erase dielectric layer. The cells are isolated by thick field oxide regions, such as regions 33, 35, and 37, shown in the cross-section of Figure 1, and regions 39 and 41 shown in the view of Figure 2.

The memory cell is programmed by transferring electrons from the substrate 15 to a floating gate, such as the floating gate 25 of the memory cell 13. The charge on the floating gate 25 is increased by electrons traveling across the dielectric from a heavily p-doped region 43 and onto the floating gate. Charge is removed from the floating gate through the dielectric between it and the erase gates 29 and 31. This preferred EEPROM structure, and a process for manufacturing it, are described in detail in US-A-5,070,032.

The EEPROM structure illustrated in Figures 1 and 2 is a "split-channel" type. Each cell may be viewed as a composite transistor consisting of two transistors T1 and T2 in series as shown in Figure 3. The T1 transistor 11a is formed along the length L1 of the channel of the cell 11 of Figure 1. It has a variable threshold voltage  $V_{T1}$ . In series with the T1 transistor 11a is the T2 transistor 11b that is formed in a portion of the channel L2. It has a fixed threshold voltage  $V_{T2}$  of about 1V. Elements of the equivalent circuit of Figure 3 are labeled with the

same reference numbers as used for corresponding parts in Figures 1 and 2, with a prime (') added.

As can best be seen from the equivalent circuit of

5 Figure 3, the level of charge on the T1's floating gate 23' of an EEPROM cell affects the threshold voltage  $V_{T1}'$  of the T1 transistor 11a when operated with the control gate 27'. Thus, a number of memory states may be defined in a cell, corresponding to well defined threshold voltages programmed into the cell by appropriate amount of charges placed on the floating gate. The programming is performed by applying, over a certain period of time, appropriate voltages to the cell's control gate 27' as well as drain 17' and source 19'.

10 15 Addressable Flash EEPROM Array

The various aspects of the present invention are typically applied to an array of Flash EEPROM cells in an integrated circuit chip. Figure 4 illustrates schematically an array of individually addressable EEPROM cells 60. Each cell is equivalent to the one shown in Figure 3, having a control gate, source and drain, and an erase gate. The plurality of individual memory cells are organized in rows and columns. Each cell is addressed by selectively energizing its row and column simultaneously. A column 62, for example, includes a first memory cell 63, an adjacent second memory cell 65, and so forth. A second column 72 includes memory cells 73, 75, and so forth. Cells 63 and 73 are located in a row 76, cells 35 65 and 71 in another, adjacent row, and so forth.

Along each row, a word line is connected to all the control gates of the cells in the row. For example, the row 76 has the word line 77 and the next row has the word line 79. A row decoder 81 selectively connects the control gate voltage  $V_{CG}$  on an input line 83 to all the control gates along a selected word line for a row.

Along each column, all the cells have their sources connected by a source line such as 91 and all their drains by a drain line such as 93. Since the cells along 40 a row are connected in series by their sources and drains, the drain of one cell is also the source of the adjacent cell. Thus, the line 93 is the drain line for the column 62 as well as the source line for the column 72. A column decoder 101 selectively connects the source voltage  $V_S$  on an input line 133 to all the sources and connects the drain voltage  $V_D$  on an input line 105 to all the drains along a selected column.

Each cell is addressed by the row and column in which it is located. For example, if the cell 75 is addressed for programming or reading, appropriate programming or reading voltages must be supplied to the cell's control gate, source and drain. An address on the internal address bus 111 is used to decode row decoder 81 for connecting  $V_{CG}$  to the word line 79 connected to the control gate of the cell 75. The same address is used to decode column decoder 101 for connecting  $V_S$  to the source line 93 and  $V_D$  to the drain line 95, which are respectively connected to the source and drain of the

cell 75.

One embodiment of the present invention, which will be disclosed in more detail in a later section, is the implementation of programming and reading of a plurality of memory cells in parallel. In order to select a plurality of columns simultaneously, the column decoder, in turn, controls the switching of a source multiplexer 107 and a drain multiplexer 109. In this way, the selected plurality of columns may have their source lines and drain lines made accessible for connection to  $V_S$  and  $V_D$  respectively.

Access to the erase gate of each cell is similar to that of the control gate. In one implementation, an erase line such as 113 or 115 or 117 is connected to the erase gate of each cell in a row. An erase decoder 119 decodes an address on the internal address bus 111 and selectively connects the erase voltage  $V_{EG}$  on input line 121 to an erase line. This allows each row of cells to be addressed independently, such as the row 76 being simultaneously (Flash) erased by proper voltages applied to their erase gates through erase line 113. In this case, the Flash cell consists of one row of memory cells. However, other Flash cell implementations are possible and most applications will provide for simultaneous erasing of many rows of cells at one time.

#### Flash EEPROM System

The addressable EEPROM array 60 in figure 4 forms part of the larger multi-state Flash EEPROM system of the present invention as illustrated in figure 5. In the larger system, an EEPROM integrated circuit chip 130 is controlled by a controller 140 via an interface 150. The controller 140 itself in communication with a central microprocessor unit 160.

The EEPROM chip 130 comprises the addressable EEPROM array 60, a serial protocol logic 170, local power control circuits 180, and various programming and reading circuits 190, 200, 210, 220, 230 and 240.

The controller 140 controls the functioning of the EEPROM chip 130 by supplying the appropriate voltages, controls and timing. Tables 1 and 2 shows typical examples of voltage conditions for the various operational modes of the EEPROM cell. The addressable EEPROM array 60 may be directly powered by the controller 140 or, as shown in figure 5, be further regulated on chip by the local power control 180. Control and data linkages between the controller 140 and the chip 130 are made through the serial in line 251 and the serial out line 253. Clock timing is provided by the controller via line 255.

In a typical operation of the EEPROM chip 130, the controller 140 will send a serial stream of signals to the chip 130 via serial in line 251. The signals, containing control, data, address and timing information, will be sorted out by the serial protocol logic 170. In appropriate time sequence, the logic 170 outputs various control signals 257 to control the various circuits on the chip 130. It also sends an address via the internal address bus

111 to connect the addressed cell to voltages put out from the controller. In the meantime, if the operation is programming, the data is staged for programming the addressed cell by being sent via a serial data line 259

5 to a set of read/program latches and shift registers 190.

#### Read Circuits and Techniques Using Reference Cells

To accurately and reliably determine the memory state of a cell is essential for EEPROM operations. This is because all the basic functions such as read, erase verify and program verify depend on it. Improved and novel read circuits 220 for the EEPROM chip 130 and techniques of the present invention make multi-state 15 EEPROM feasible.

As discussed in connection with figure 3, the programmed charge placed on the floating gate 23 determines the programmed threshold voltage  $V_{T1}$  of the cell. Generally,  $V_{T1}$  increases or decreases with the amount of negative charge on the floating gate 23. The charge can even be reduced to a positive value (depletion mode) where  $V_{T1}$  decreases below  $V_{T2}$  and even becomes negative. The maximum and minimum values of  $V_{T1}$  are governed by the dielectric strength of the device 25 material. The span of  $V_{T1}$  defines a threshold voltage window in which memory states may be implemented.

US-A-5,095,344 discloses an EEPROM cell with memory states defined within a maximized window of threshold voltage  $V_{T1}$ . The full threshold voltage window 30 includes the negative region of the threshold voltage, in addition to the usual positive region. The increased window provides more memory space to implement multi-state in an EEPROM cell.

Figures 6 and 7 respectively illustrate the manner 35 in which the threshold voltage window is partitioned for a 2-state memory and a 4-state memory cell. Of course it is also possible to partition the window for a 3-state memory or even for a continuum of states in an analog, rather than digital memory).

40 Referring first to figure 6, the solid curve 343 shows  $V_{T1}$  as a function of programming time. The threshold voltage window is delimited by the minimum and maximum values of  $V_{T1}$ , represented approximately by the Erase state level 345 and the Fully Program state level 347 respectively. The 2-state memory is implemented by partitioning the window into two halves 346, 348 using a breakpoint threshold level 349. Thus, the cell may be considered to be in memory state 0 (or state 1) if the cell is programmed with a  $V_{T1}$  within region 346 (or region 348) respectively.

A typical erase/program cycle begins with erase which reduces the threshold voltage of the cell to its Erase state level 345. Subsequent repetitive programming is used to increase the threshold voltage  $V_{T1}$  to the desired level. Rather than continuously applying programming voltages to the addressed cell for some fixed period of time corresponding to the state to which the cell is to be programmed, it is preferable to apply

programming voltages in repetitive short pulses with a read operation occurring after each pulse to determine when it has been programmed to the desired threshold voltage level, at which time the programming terminates. The programming voltages and duration of the pulses are such that the pulses advance  $V_{T1}$  across the various regions rapidly but each pulse is sufficiently fine to not overshoot any of the regions. This minimizes voltage and field related stresses on the cell, and therefore improves its reliability.

Figure 7A illustrates the 4-state case, where the threshold voltage window is partitioned into four regions 351, 353, 355, 357 by breakpoint levels 352, 354, 356 respectively. The cell is considered to be in state "3" or "2" or "1" or "0" if the  $V_{T1}$  is programmed to be within corresponding regions 351 or 353 or 355 or 357 respectively. A 4-state cell is able to store two bits of data. Thus, the four states may be encoded as (1,1), (1,0), (0,1) and (0,0) respectively.

In general, if each EEPROM cell is to store K states, the threshold window must be partitioned into K regions with at least K-1 threshold levels. Thus, only one breakpoint level is required for a 2-state memory cell, and three breakpoint levels are required for a 4-state cell.

In principle, a threshold voltage window may be partitioned to a large number of memory states. For example, for an EEPROM device with a maximum threshold window of 16V, it may be partitioned into thirty-two states each within an approximately half volt interval. In practice, prior art EEPROM devices have only stored two states or one bit per cell with diminished reliability and life. Apart from operating with a smaller threshold window, prior devices fail to solve two other problems inherent in EEPROM devices. Both problems relate to the uncertainty in the amount of charge in the floating gate and hence the uncertainty in the threshold voltage  $V_{T1}$  programmed into the cell.

The first problem has to do with the endurance-related stress the device suffers each time it goes through an erase/program cycle. The endurance of a Flash EEPROM device is its ability to withstand a given number of program/erase cycles. The physical phenomenon limiting the endurance of prior art Flash EEPROM devices is trapping of electrons in the active dielectric films of the device. During programming, electrons are injected from the substrate to the floating gate through a dielectric interface. Similarly, during erasing, electrons are extracted from the floating gate to the erase gate through a dielectric interface. In both cases, some of the electrons are trapped by the dielectric interface. The trapped electrons oppose the applied electric field in subsequent program/erase cycles thereby causing the programmed  $V_{T1}$  to shift to a lower value and the erased  $V_{T1}$  to shift to a higher value. This can be seen in a gradual closure in the voltage "window" between the "0" and "1" states of prior art devices as shown in figure 8A. Beyond approximately  $1 \times 10^4$  program/erase cycles the window closure can become sufficiently severe to cause the

reading circuitry to malfunction. If cycling is continued, the device eventually experiences catastrophic failure due to a ruptured dielectric. This typically occurs at between  $1 \times 10^6$  and  $1 \times 10^7$  cycles, and is known as the intrinsic breakdown of the device. In prior art EEPROM devices the window closure is what limits the practical endurance to approximately  $1 \times 10^4$  program/erase cycles. This problem is even more critical if multi-state memory is implemented, since more accurate placement of  $V_{T1}$  is demanded.

A second problem has to do with the charge retention on the floating gate. The charge on the floating gate tends to diminish somewhat leakage over a period of time. This causes the threshold voltage  $V_{T1}$  to shift also to a lower value over time. Figure 8B illustrates the reduction of  $V_{T1}$  as a function of time. Over the life time of the device  $V_{T1}$  may shift by as much as 1V. In a multi-state device, this could shift the memory by one or two states.

The present invention overcomes these problems and presents circuits and techniques to reliably program and read the various states even in a multi-state implementation.

The memory state of a cell may be by measuring the threshold voltage  $V_{T1}$  programmed therein. Alternatively, as set forth in US-A-5,095,344 the memory state may conveniently be determined by measuring the differing conduction in the source-drain current  $I_{DS}$  for the different states. In the 4-state example, figure 7A shows the partition in the threshold voltage window. Figure 7B, on the other hand, illustrates typical values of  $I_{DS}$  (solid curves) for the four states as a function of the control gate voltage  $V_{CG}$ . With  $V_{CG}$  at 5V, the  $I_{DS}$  values for each of the four conduction states can be distinguished by sensing with four corresponding current sensing amplifiers in parallel. Associated with each amplifier is a corresponding reference conduction states  $I_{REF}$  level (shown as broken curves in figure 8). Just as the breakpoint threshold levels (see figures 6 and 7A) are used to demarcate the different regions in the threshold voltage window, the  $I_{REF}$  levels are used to do the same in the corresponding source-drain current window. By comparing with the  $I_{REF}$ 's, the conduction state of the memory cell can be determined. US-A-5,095,344 proposes using the same sensing amplifiers and  $I_{REF}$ 's for both programming and reading. This provides good tracking between the reference levels (broken curves in figure 8B) and the programmed levels (solid curves in figure 7B).

In the improved scheme of the present invention, the  $I_{REF}$ 's are themselves provided by the source-drain currents of a set of EEPROM cells existing on the same chip and set aside solely for this purpose. Thus, they act as master reference cells with their  $I_{REF}$ 's used as reference levels for the reading and programming of all other EEPROM cells on the same chip. By using the same device as the EEPROM cells to act as reference cells, excellent tracking with respect to temperature, voltage

and process variations is achieved. Furthermore, the charge retention problem, important in multi-state implementation, is alleviated.

Referring to figure 9A, one such master reference cell 400 is shown with its program and read paths. The reference cells erase and program module 410 serves to program or re-program each such reference cell 400. The module 410 includes program and erase circuits 411 with a programming path 413 connected to the drain of the master reference cell 400. The circuits 411 are initiated by addresses decoded from the internal bus 111 by a program decoder 415 and an erase decoder 417 respectively. Accordingly, programming voltages or erasing voltages are selectively supplied each reference cell such as cell 400. In this way, the reference level in each reference cell may be independently set or reprogrammed. Typically, the threshold level of each reference cell will be factory-programmed to the optimum level appropriate for each batch of chips produced. This could be done by comparison with an external standard reference level. By software control, a user also has the option to reset the reference threshold levels.

Once the reference threshold voltage  $V_{T1}$  or reference drain-source current  $I_{DREF}$  is programmed into each reference cell 400, it then serves as a reference for the reading of an addressed memory cell such as cell 420. The reference cell 400 is connected to a first leg 403 of a current sensing amplifier 410 via a clocked switch 413. A second leg 415 of the amplifier is essentially connected to the addressed memory cell 420 whose programmed conduction state is to be determined. When cell 420 is to be read, a control signal READ will enable a switch 421 so that the cell's drain is connected to the second leg 415. The sense amplifier 410 supplies voltage via  $V_{CC}$  to the drains of both the master reference cell 400 and the addressed cell 420. In the preferred embodiment, the amplifier has a current mirror configuration such that any differential in currents through the two legs 403 and 415 results in the voltage in the second leg 415 being pulled up towards  $V_{CC}$  or down towards  $V_S$ . Thus, the node at the second leg 415 is respectively HIGH (or LOW) when the source-drain current  $I_{DS}$  for the addressed cell 420 is less (or more) than  $I_{DREF}$  through the master reference cell 400. At the appropriate time controlled by a clocked switch 423, the sensed result at the second leg 415 may be held by a latch 425 and made available at an output line 427. When  $I_{DS}$  is less than  $I_{DREF}$ , a HIGH appears at the output line 427 and the addressed cell 420 is regarded as in the same conduction state as the master reference cell 400.

In the preferred embodiment, a voltage clamp and fast pull-up circuit 430 is also inserted between the second leg 415 and the drain 431 of the addressed cell 420. The circuit 430 serves to keep the drain voltage  $V_D$  at a maximum of 1.5V - 2.0V when it is charging up in the case of lower  $I_{DS}$ . It also prevents  $V_D$  from pulling too low in the case of higher  $I_{DS}$ .

In general, if each memory cell is to store K states,

then at least K-1, or preferably K reference levels need be provided. In one embodiment, the addressed cell is compared to the K reference cells using K sense amplifiers in parallel. This is preferable for the 2-state case because of speed, but may spread the available current too thin for proper sensing in the multi-state case. Thus, for multi-state case, it is preferable to compare the addressed cell with the K reference cells one at a time in sequence.

Figure 9B illustrates more explicitly the multi-state reading configuration. The K reference cells such as 431, 433, 435 are connected to the sense amplifier 440 via the amplifier's first leg 441. The connection is time-multiplexed by clocked switches such as 451, 453, 455 respectively. The second leg 457 of the sense amplifier is connected to the addressed cell 420 in figure 9A. The sensed signal at the second leg 457 is time-selectively latched by clocked switches such as 461, 463, 465 onto such latches 471, 473, 475.

Figures 9C(1)-9C(8) illustrates the timing for multi-state read. When the signal READ goes HIGH, a switch 421 is enabled and the addressed memory cell is connected to the second leg 457 of the sense amplifier 440 (figure 9C(1)). The clock/timing is given in figures 9C(2)-9C(4). Thus, at each clock signal, the sense amplifier sequentially compares the addressed cell with each of the reference cells and latches each results. The latched outputs of the sense amplifier are given in figures 9C(5)-9C(7). After all the K output states of the sense amplifier 440 are latched, they are encoded by a K-L decoder 480 (2<sup>L</sup> ≥ K) (figure 9C(8)) into L binary bits.

Thus, the multiple threshold levels are provided by a set of memory cells which serve as master reference cells. The master reference cells are independently and externally erasable and programmable, either by the device manufacturer or the user. This feature provides maximum flexibility, allowing the breakpoint thresholds to be individually set within the threshold window of the device at any time. By virtue of being the same device as that of the memory cells, the reference cells closely track the same variations due to manufacturing processes, operating conditions and charge retention problems. The independent programmability of each threshold level at will allows optimization and fine-tuning of the partitioning of the threshold window to make multi-state memory viable. Furthermore, it allows post-manufacture configuration for either 2-state or multi-state memory from the same device, depending on user need or device characteristics at the time.

Another embodiment of the present invention provides improved multi-state sensing of an addressed memory cell. As discussed in conjunction with an earlier embodiment for sensing a multi-state memory, it is preferable to compare the cell's conduction current with all the reference conduction current levels (threshold levels) simultaneously or in parallel. For example, a 4-state memory cell has at least three reference current levels to demarcate the four states. Parallel sensing the state

of the cell means simultaneous comparison of the cell's conduction current  $I_{CELL}$  versus each of the three reference current levels. This is faster than comparing with each of the three reference conduction levels sequentially. However, in the simpler embodiment described earlier, the conduction current of the addressed cell would be diluted by being divided up into three branches, one for each reference level comparison. Thus, a simple implementation of simultaneous or parallel multi-state sensing may be prohibited by the signal-to-noise ratio requirement of the sensing system, especially when there are many states involved.

Another important feature of the present invention serves to overcome the problems of endurance-related stress. As explained previously, the erase, program and read characteristics of each memory cell depends on the cumulated stress endured over the number of program/erase cycles the cell has been through. In general, the memory cells are subjected to many more program/erase cycles than the master reference cells. The initially optimized reference levels will eventually become misaligned to cause reading errors. The present underlying inventive concept is to have the reference levels also reflect the same cycling suffered by the memory cells. This is achieved by the implementation of local reference cells in addition to the master reference cells. The local reference cells are subjected to the same program/erase cycling as the memory cells. Every time after an erase operation, the reference levels in the master reference cells are recopied into the corresponding set of local reference cells. Memory cells are then read with respect to the reference levels of the closely tracking local reference cells. In this way, the deviation in cell characteristics after each program/erase cycle is automatically compensated for. The proper partitioning of the transforming threshold window is therefore maintained so that the memory states can be read correctly even after many cycles.

Figure 10 illustrates the local cells referencing implementation for Flash EEPROM. In the Flash EEPROM array 60 (Fig. 4), each group of memory cells which is collectively erased or programmed is called a sector. The term "Flash sector" is analogous to the term "sector" used in magnetic disk storage devices and they are used interchangeably here. The EEPROM array is grouped into Flash sectors such as 501, 503 and 505. While all memory cells in a Flash sector suffer the same cycling, different Flash sectors may undergo different cycling. In order to track each Flash sector properly, a set of memory cells in each Flash sector is set aside for use as local reference cells. For example, after the Flash sector 503 has been erased, the reference levels in the master reference cells 507 are re-programmed into the local reference cells associated with the Flash sector 503. Until the next erase cycle, the read circuits 513 will continue to read the memory cells within the Flash sector 503 with respect to the re-programmed reference levels.

Figures 11(1)-11(7) illustrates the algorithm to re-program a sector's reference cells. In particular, figures 11(1)-11(3) relate to erasing the sector's local reference cells to their "erased state". Thus in figure 11(1), a pulse of erasing voltage is applied to all the sector's memory cells including the local reference cells. In figure 11(2), all the local reference cells are then read with respect to the master reference cells to verify if they have all been erased to the "erased state". As long as one cell is found to be otherwise, another pulse of erasing voltage will be applied to all the cells. This process is repeated until all the local reference cells in the sector are verified to be in the "erased" state (figure 11(3)).

Figures 11(4)-11(7) relate to programming the local reference cells in the sector. After all the local reference cells in the sector have been verified to be in the "erased" state, a pulse of programming voltage is applied in figure 11(4) only to all the local reference cells. This is followed in figure 11(5) by reading the local reference cells with respect to the master reference cells to verify if every one of the local reference cells is programmed to the same state as the corresponding master reference cell. For those local reference cells not so verified, another pulse of programming voltage is selectively applied to them alone (figure 11(6)). This process is repeated until all the local reference cells are correctly verified (figure 11(7)) to be programmed to the various breakpoint threshold levels in the threshold window.

Once the local reference cells in the sector have been re-programmed, they are used directly or indirectly to erase, verify, program, verify or read the sector's addressed memory cells.

Figure 12A illustrates one embodiment in which the local reference cells are used directly to read or program/erase verify the sector's memory cells. Thus, during those operations, a parallel pair of switches 521 is enabled by a READ signal and the sense amplifier 440 will read the sector's addressed memory cells 523 with respect to each of the sector's local reference cells 525. During program/erase verify of the local reference cells (as illustrated in figure 11), another parallel pair of switches 527 enables reading of the local reference cells 525 relative to the master reference cells 529.

Figure 12B illustrates the algorithm for using the local reference cells directly to read or program/erase verify the sector's addressed memory cells.

Figure 13A illustrates an alternative embodiment in which the local reference cells are used indirectly to read the addressed memory cells. First the master reference cells are erased and programmed each to one of the desired multiple breakpoint thresholds within the threshold window. Using these master reference thresholds the local reference cells within an erased sector of cells are each programmed to one of the same desired multiple breakpoint thresholds. Next the addressed cells in the sector are programmed (written) with the desired data. The reading sequence for the addressed cells in the sector then involves the steps illustrated in Figure 13D.

First each of the local reference cells 525 is read relative to the corresponding master reference cell 531. This is effected by an enabling READ 1 signal to a switch 533 connecting the local reference cells 525 to the second leg 457 of the sense amplifier 440 with the master reference 531 connected to the first leg 441 of the sense amplifier. Auxiliary current source circuits associated with each master reference cell are now used to optimally bias the current through the first leg 441 of the sense amplifier to match the current in the second leg 457. After the bias adjustment operation is completed for all breakpoint threshold levels the addressed cells in the sector are read relative to the bias-adjusted master reference cells. This is effected by disabling READ 1 to 533 and enabling READ signal to switch 536. The advantage of this approach is that any variations in  $V_{CC}$ , temperature, cycling fatigue or other effects which may, over time, cause threshold deviations between the master reference cells and the addressed cells is eliminated prior to reading, since the local reference cells (which track threshold deviations of the addressed cells) are used to effectively readjust the breakpoint thresholds of the master reference cells. For example, this scheme permits programming of the addressed cells when the master reference cells are powered with  $V_{CC}=5$  V and subsequently reading the addressed cells with the master reference cells powered at  $V_{CC}=4.5$  V. The difference of 1 volt in  $V_{CC}$ , which would normally cause a change in the value of the breakpoint thresholds, is neutralized by using the local reference cells to bias adjust the master reference cells to counteract this change at the time of reading.

Figures 13B and 13C show in more detail one embodiment of the current biasing circuits such as 541, 543, 545 for the master reference cells 551, 553, 555. Each biasing circuit acts as a current shunt for the current in the master reference cell. For example, the circuit 541 is tapped to the drain of the master reference cell 551 through the line 561. It modifies the current in line 562 to the sense amplifier (first leg) either by sourcing current from  $V_{CC}$  or draining current to  $V_{SS}$ . In the former case, the current in line 562 is reduced, and otherwise for the latter case. As biasing is being established for the master reference 551, any inequality in the currents in the two legs of the sense amplifier can be communicated to outside the chip. This is detected by the controller (see figure 5) which in turn programs the biasing circuit 541 via the internal address bus 111 to subtract or add current in the line 562 in order to equalize that of the local reference.

Figure 13C illustrates an embodiment of the biasing circuit such as the circuit 541. A bank of parallel transistors such as 571, 573, 575 are all connected with their drains to  $V_{CC}$ , and their sources via switches such as 581, 583, 585 to the line 551. By selectively enabling the switches, different number of transistors may be used to subtract various amount of current from line 562. Similarly, another bank of parallel transistors such as

591, 593, 595 are all connected with their sources to  $V_{SS}$ , and their drains via switches such as 601, 603, 605 to the line 561. By selectively enabling the switches, different number of transistors may be used to add various amount of current to line 562. A decoder 609 is used to decode address from the internal address bus 111 to selectively enable the switches. The enabling signals are stored in latches 611, 613. In this way every time a sector is read, the master reference cells are re-biased relative to the local reference cells, and used for reading the memory cells in the sector.

Figures 13D(1)-13D(4) illustrate the read algorithm for the alternative embodiment. The sector must previously had its local reference cells programmed and verified relative to the master reference cells (figure 13D (1)). Accordingly, each of the master reference cells is then read relative to the local reference cells (figure 13D (2)). The master reference cells are biased to equalize the current to that of the corresponding local reference cells (figure 13D(3)). Subsequently, the memory cells in the sector are read relative to the biased master reference cells (figure 13D(4)).

The read circuits and operation described are also employed in the programming and erasing of the memory cells, particularly in the verifying part of the operation. As described previously, programming is performed in small steps, with reading of the state programmed in between to verify if the desired state has been reached. As soon as the programmed state is verified correctly, programming stops. Similarly, erasing is performed in small steps, with reading of the state of erase in between to verify if the "erased" state has been reached. Once the "erased" state is verified correctly, erasing stops.

As described previously, only  $K-1$  breakpoint threshold levels are required to partition the threshold window into  $K$  regions, thereby allowing the memory cell to store  $K$  states. According to one aspect of the present invention, however, in the multi-state case where the threshold window is more finely partitioned, it is preferable to use  $K$  threshold levels for  $K$  state. The extra threshold level is used to distinguish the "erased" state from the state with the lowest threshold level. This prevents over-erasing and thus over-stressing the cell since erasing will stop once the "erased" state is reached. The selective inhibition of individual cells for erase does not apply to the Flash EEPROM case where at least a sector must be erased each time. It is suitable those EEPROM arrays where the memory cells can be individually addressed for erase.

According to another feature of the invention, after a memory cell has been erased to the "erased" state, it is programmed slightly to bring the cell to the state with the lowest threshold level (ground state) adjacent the "erased" state. This has two advantages. First, the threshold levels of the ground state of all the memory cells, being confined between the same two breakpoint threshold levels, are well-defined and not widely scattered.

lered. This provide an uniform starting point for subsequent programming of the cells. Secondly, all cells get some programming, thereby preventing those cells which tend to have the ground state stored in them, for example, from losing track with the rest with regard to program/erase cycling and endurance history.

#### On Chip Program Verify

As mentioned before, programming of an EEPROM cell to a desired state is preferably performed in small steps starting from the "erase" state. After each programming step, the cell under programming is read to verify if the desired state has been reached. If it has not, further programming and verifying will be repeated until it is so verified.

Referring to the system diagram illustrated in figure 5, the EEPROM chip 130 is under the control of the controller 140. They are linked serially by the serial in line 251 and serial out line 253. In prior art EEPROM devices, after each programming step, the state attained in the cell under programming is read and sent back to the controller 140 or the CPU 160 for verification with the desired state. This scheme places a heavy penalty on speed especially in view of the serial link.

In the present invention, the program verification is optimized by programming a chunk (typically several bytes) of cells in parallel followed by verifying in parallel and on chip. The parallel programming is implemented by a selective programming circuit which disables programming of those cells in the chunk whose states have already been verified correctly. This feature is essential in a multi-state implementation, because some cells will reach their desired state earlier than others, and will continue past the desired state if not stopped. After the whole chunk of cells have been verified correctly, logic on chip communicates this fact to the controller, whereby programming of the next chunk of cells may commence. In this way, in between each programming step data does not need to be shuttled between the EEPROM chip and the controller, and program verification speed is greatly enhanced.

Figure 14 illustrates the program and verify paths for a chunk of  $N$  cells in parallel. The same numerals are used for corresponding modules in the system diagram of figure 5. The EEPROM array 60 is addressed by  $N$  cells at a time. For example,  $N$  may be 64 cells wide. In a 512 bytes Flash sector, consisting of 4 rows of 1024 cells, there will be 64 chunks of 64 cells. The source multiplexer 107 selectively connects the  $N$  sources of one addressed chunk of cells to the source voltage  $V_S$  in line 103. Similarly, the drain multiplexer 109 selectively makes the  $N$  drains of the chunk accessible through an  $N$ -channel data path 105. The data path 105 is accessed by the program circuit with inhibit 210 during programming and by read circuits 220 during reading, program verifying or erase verifying.

Referring again to the system diagram in figure 5,

programming is under the control of the controller 140. The data to be programmed into the sector is sent chunk by chunk. The controller first sends a first chunk of  $N \cdot L$  serial data bits together with addresses, control and timing information to the EEPROM chip 130.  $L$  is the number of binary bits encoded per memory cell. For example,  $L=1$  for a 2-state cell, and  $L=2$  for a 4-state cell. Thus if  $N=64$  and  $L=2$ , the chunk of data bits will be 128 bits wide. The  $N \cdot L$  data bits are stored in latches and shift registers 190 where the serial bits are converted to  $N \cdot L$  parallel bits. These data will be required for program verify in conjunction with the read circuits 220, bit decoder 230, compare circuit 200 and the program circuit with inhibit 210.

The program algorithm for a chunk of  $N$  cells is best described by referring to both the system diagram of figure 5 and figures 15(1)-15(7) which illustrate the algorithm itself. As mentioned in an earlier section, prior to programming the sector, the whole sector must be erased and all cells in it verified to be in the "erased" state (figure 15(1)). This is followed in figure 15(2) by programming the sector local reference cells (as shown in figures 11(1)-(3)). In figure 15(3), the  $N \cdot L$  bits of parallel data is latched in latches 190. In figure 15(4), the read circuits 220 access the  $N$ -channel data path 105 to read the states in the  $N$  chunk of cells. The read algorithm has already been described in conjunction with figure 12B or figure 13D. The  $N$ -cell reads generates  $N \cdot K$  ( $K$ =number of states per cell) output states. These are decoded by bit decoder 230 into  $N \cdot L$  binary bits. In figure 15(5), the  $N \cdot L$  read bits are compared bit by bit with the  $N \cdot L$  program data bits from latches 190 by compare circuit 200. In figure 15(6), if any read bit fails to compare with the program data bit, a further programming voltage pulse from the program circuit 210 is applied simultaneously to the chunk of cells. However, an inhibit circuit within the program circuit 210 selectively blocks programming to those cells whose bits are correctly verified with the programmed data bits. Thus, only the unverified cells are programmed each time. Programming and verification are repeated until all the cells are correctly verified in figure 15(7).

Figure 16 shows one embodiment of the compare circuit 200 of figure 5 in more detail. The circuit 200 comprises  $N$  cell compare modules such as 701, 703, one for each of the  $N$  cells in the chunk. In each cell compare module such as the module 701, the  $L$  read bits ( $L$ =number of binary bits encoded for each cell) are compared bit by bit with the corresponding program data bits. This is performed by  $L$  XOR gates such as 711, 713, 715. The output of these XOR gates pass through an NOR gate 717 such that a "1" appears at the output of NOR gate 717 whenever all the  $L$  bits are verified, and a "0" appears when otherwise. When the control signal VERIFY is true, this result is latched to a latch 721 such that the same result at the output of NOR gate 717 is available at the cell compare module's output 725. The compare circuit 200 performs the comparisons

of  $L$  bits in parallel. The  $N$  compare module's outputs such as 725, 727 are available at an  $N$ -channel output line 731 to be fed to the program circuit with inhibit 210 of figure 5.

At the same time, the  $N$  outputs such as 725, 727 are passed through an AND gate 733 so that its single output 735 results in a "1" when all  $N$  cells are verified and a "0" when otherwise. Referring also to figure 5, the single output 735 is used to signal the controller 140 that all  $N$  cells in the chunk of data have been correctly verified. The signal in output 735 is sent through the serial out line 253 via AND gate 240 during a VERIFY operation.

At power-up or at the end of program/verify of a chunk of data, all cell compare module's outputs such as 725, 727 are reset to the "not-verified" state of "0". This is achieved by pulling the node 726 to  $V_{SS}$  (0V) by means of the RESET signal in line 727 to a transistor 729.

Figure 17 shows one embodiment of the program circuit with inhibit 210 of figure 5 in more detail. The program circuit 210 comprises  $N$  program with inhibit modules such as 801, 803. As illustrated in Table 1 and 2, in order to program the  $N$  cells, a voltage  $V_{PG}$  must be applied to each of the  $N$  cells' drain and a voltage  $V_{PG}$  applied to the control gates. Each program module such as 801 serves to selectively pass  $V_{PG}$  on a line 805 to one of the drains through the one of the  $N$ -channel data path 105. Since  $V_{PG}$  is typically about 8V to 9V which is higher than  $V_{CC}$ , the latter cannot be used to turn on the transistor switch 807. Rather the higher voltage  $V_{CG}$  (about 12V) is used to enable switch 807.  $V_{CG}$  in line 801 is itself enabled by an AND gate when both the program control signal PGM in line 813 is true and the signal in line 731 is a "0". Since the signal in line 731 is from the output of the cell compare module 701 shown in figure 16, it follows that  $V_{PG}$  will be selectively passed onto those cells which are not yet verified. In this way, every time a programming pulse is applied, it is only applied to those cells which have not yet reached their intended states. This selective programming feature is especially necessary in implementing parallel programming and on chip verification in the multi-state case.

#### Variable Control of Voltage to the Control Gate

The system diagram of figure 5 in conjunction with Tables 1 and 2 illustrate how various voltages are applied to the EEPROM array 60 to perform the basic functions of the EEPROM. Prior art EEPROM devices only allow the voltage supplied to the control gate  $V_{CG}$  to assume one of two voltages, namely  $V_{CC}$  or the higher programming voltage of about 12V.

In another aspect of the present invention, the voltage supplied to the control gate  $V_{CG}$  is allowing to be independently and continuously variable over a wide range of voltages. This is provided by  $V_{PG}$  from the controller 140. In particular  $V_{CG}$  in a line 803 is fed from  $V_{PG}$

which is in turn supplied by the controller from a line 901. Table 2 shows  $V_{PG}$  to assume various voltages under different functions of the EEPROM.

The variability of  $V_{CG}$  is particularly advantageous in program and erase margining schemes. In program margining, the read during program verify is done with  $V_{CG}$  at a slightly higher voltage than the standard  $V_{CC}$ . This helps to place the programmed threshold well into the state by programming past the breakpoint threshold level with a slight margin. In erase verify, the cell is verified with a somewhat reduced  $V_{CG}$  to put the cell well into the "erased" state. Furthermore, margining can be used to offset the charge retention problem described earlier (Figure 6B).

As mentioned before, prior art EEPROMs typically employ  $V_{CC}$  to feed  $V_{CG}$  during program or erase verify. In order to do margining,  $V_{CC}$  itself needs to be ramped up or reduced. This practice produces inaccurate results in the reading circuits since they are also driven by  $V_{CC}$ .

In the present invention, the variability of  $V_{CG}$  independent of voltages supplied to the reading circuit produce more accurate and reliable results.

Furthermore, the wide range of  $V_{CG}$  is useful during testing and diagnostic of the EEPROM. It allows the full range of the programmed cell's threshold to be measured easily by continuing to increase  $V_{CG}$  (up to the maximum limited by the device's junction breakdown).

While the embodiments of this invention that have been described are the preferred implementations, those skilled in the art will understand that variations thereof may also be possible. Therefore, the invention is entitled to protection within the full scope of the appended claims.

#### Claims

1. A non-volatile memory (130,140,150,160) comprising an array of a plurality of addressable semiconductor electrically erasable and programmable memory cells of the type having a source, a drain, a control gate, a floating gate capable of retaining a charge level programmed into it during use of the memory, and an erase electrode capable of removing charge from said floating gate; a system for reading (220,410,420,440,513) whether the programmed state of an addressed cell is greater than or less than a predetermined threshold; a reference memory cell (400,520,525); and reading means (410) responsive to said reference cell for comparing the charge level of an addressed cell with that of said reference cell; characterized by means (210,411) responsive to erasure and reprogramming of said memory cell array for erasing and reprogramming said reference memory cell with a charge that is substantially equal to or proportional to said threshold

2. A non-volatile memory as in claim 1, additionally characterized by at least one master reference cell that is erasable and programmable with a charge that is substantially equal to or proportional to said threshold, and wherein said reference cell reprogramming means includes means for programming said reference cell from said master reference cell. 5

3. A non-volatile memory as in claim 2, characterized in that said reading means includes means for directly comparing the charge level of an addressed cell with that of said reference cell. 10

4. A non-volatile memory as in claim 2, characterized in that said reading means includes means for adjusting the predetermined threshold of said master reference cell to substantially match that of said reference cell, and means for comparing the addressed cell to the adjusted threshold of said master reference cell. 15

5. A non-volatile memory (130,140,150,160), comprising:  
 an EEPROM array including a plurality of groups (501,503,505) of individually addressable EEPROM memory cells, each group of cells being erasable together as a unit,  
 at least one predetermined threshold level for demarcating between two conduction states of the cells in said EEPROM array,  
 at least one group reference cell (525) provided as part of each group (503) of memory cells for storing a group threshold level corresponding to said predetermined threshold level,  
 means for reading (410,440,513) an addressed cell of said group of cells by comparison with the group threshold level,  
 means (210,411) responsive to erasure and re-programming of said group of cells for erasing and reprogramming said group reference cell to a group threshold level corresponding to said predetermined threshold level. 25

6. A non-volatile memory according to claim 5 wherein said reading means includes means for directly comparing an addressed cell (523) with the group reference cells (525) of the given group. 45

7. A non-volatile memory according to claim 5, including at least one master reference cell for storing a master threshold level (531), and said reading means includes means for adjusting the master threshold level to correspond to the group threshold level, and means for comparing the threshold level of an addressed cell (523) with the so-adjusted master threshold level. 50

8. A non-volatile memory as in claims 1, 5, 6 and 7, further comprising a system for programming the memory cells, characterized in that the reading means is also part of said system for programming the memory cells in which each addressed cell is programmed to a desired state by repetitive sequence of programming in a small step and reading to verify the state programmed until the desired state is reached. 55

9. A non-volatile memory as in claims 1, 5, 6 and 7, further comprising a system for erasing the memory cells, characterized in that the reading means is also part of said system for erasing in which each addressed cell is erased to the erased state by repetitive sequence of erasing in a small step and reading to verify the state erased until the erased state is reached. 60

10. A non-volatile memory as in claim 2, characterized in that the charge level stored in each said master reference cell is electrically erasable and programmable from outside of said memory system. 65

11. A non-volatile memory as in claim 5, further characterized by a set of master reference cells (507, 529) associated with the EEPROM array for storing the set of predetermined threshold levels. 70

12. The memory system as in claims 11, characterized in that said master reference cell is a member of said memory cells of the array. 75

13. A non-volatile memory as in claims 1 and 2-4, and 10, characterized in that said reference cell is a member of said memory cells of the array. 80

#### Patentansprüche

1. Nichtflüchtiger Speicher (130, 140, 150, 160), umfassend:  
 ein Feld einer Vielzahl adressierbarer, elektrisch löscharbar und programmierbarer Halbleiter-Speicherzellen der Art, die eine Source, eine Drain, ein Steuergate, ein schwimmendes Gate, welches in der Lage ist, einen bei der Nutzung des Speichers programmierte Ladungsspiegel zu halten, und eine Löschelektrode aufweist, welche in der Lage ist, Ladung von dem schwimmenden Gate zu entfernen; ein System zum Lesen (220, 410, 420, 440, 513), ob der programmierte Zustand einer adressierten Zelle größer oder kleiner ist als ein vorbestimmter Schwellenwert; eine Referenzspeicherzelle (400, 529, 525); und eine auf die Referenzzelle reagierende Leseeinrichtung (410)

zum Vergleich des Ladungspiegelns einer adressierten Zelle mit demjenigen der Referenzzelle; gekennzeichnet durch eine auf das Löschen und Neuprogrammieren des Speicherzellenfeldes reagierende Einrichtung (210, 411) zum Löschen und Neuprogrammieren der Referenzspeicherzelle mit einer Ladung, die im wesentlichen gleich oder proportional dem Schwellenwert ist.

2. Nichtflüchtiger Speicher nach Anspruch 1, zusätzlich gekennzeichnet durch wenigstens eine Master-Referenzzelle, die mit einer Ladung lösbar und programmierbar ist, welche im wesentlichen gleich oder proportional dem Schwellenwert ist, wobei die Einrichtung zum Neuprogrammieren der Referenzzelle eine Einrichtung zum Programmieren der Referenzzelle von der Master-Referenzzelle einschließt.

3. Nichtflüchtiger Speicher nach Anspruch 2, dadurch gekennzeichnet, daß die Leseeinrichtung eine Einrichtung zum direkten Vergleich des Ladungspiegelns einer adressierten Zelle mit demjenigen der Referenzzelle einschließt.

4. Nichtflüchtiger Speicher nach Anspruch 2, dadurch gekennzeichnet, daß die Leseeinrichtung eine Einrichtung zur Einstellung des vorbestimmten Schwellenwerts der Master-Referenzzelle derart einschließt, daß dieser im wesentlichen dem der Referenzzelle angepaßt ist, und eine Einrichtung zum Vergleich der adressierten Zelle mit dem eingestellten Schwellenwert der Master-Referenzzelle.

5. Nichtflüchtiger Speicher (130, 140, 150, 160) umfassend:

ein EEPROM-Feld, das eine Vielzahl von Gruppen (501, 503, 505) einzeln adressierbarer EEPROM-Speicherzellen enthält, wobei jede Zellengruppe zusammen als eine Einheit lösbar ist, wenigstens einen vorbestimmten Schwellenpegel zur Abgrenzung zwischen zwei Leitungszuständen der Zellen in dem EEPROM-Feld, wenigstens eine Gruppenreferenzzelle (525), die als Teil jeder Speicherzellengruppe (503) zur Speicherung eines dem vorbestimmten Schwellenpegel entsprechenden Gruppenschwellenpegels vorgesehen ist, eine Einrichtung zum Lesen (410, 440, 513) einer adressierten Zelle der Zellengruppe durch Vergleich mit dem Gruppenschwellenpegel, eine auf das Löschen und Neuprogrammieren der Zellengruppe reagierende Einrichtung (210, 411) zum Löschen und Neuprogrammieren der Gruppenreferenzzelle auf einen dem vorbestimmten Schwellenpegel entsprechenden Gruppenschwellenpegel.

6. Nichtflüchtiger Speicher nach Anspruch 5, bei dem die Leseeinrichtung eine Einrichtung zum direkten Vergleich einer adressierten Zelle (523) mit den Gruppenreferenzzellen (525) der gegebenen Gruppe enthält.

7. Nichtflüchtiger Speicher nach Anspruch 5, enthaltend wenigstens eine Master-Referenzzelle zur Speicherung eines Master-Schwellenpegels (531), wobei die Leseeinrichtung eine Einrichtung zur Einstellung des Master-Schwellenpegels darstellt, daß er dem Gruppenschwellenpegel entspricht, und eine Einrichtung zum Vergleich des Schwellenpegels einer adressierten Zelle (523) mit dem so eingestellten Master-Schwellenpegel enthält.

8. Nichtflüchtiger Speicher nach den Ansprüchen 1, 5 und 7, ferner umfassend ein System zum Programmieren der Speicherzellen, dadurch gekennzeichnet, daß die Leseeinrichtung auch Teil des Systems zum Programmieren der Speicherzellen ist, bei dem jede adressierte Speicherzelle zu einem gewünschten Zustand programmiert wird, indem eine Folge des Programmierens mit einem kleinen Schritt und Lesens zum Verifizieren des programmierten Zustands wiederholt wird, bis der gewünschte Zustand erreicht ist.

9. Nichtflüchtiger Speicher nach den Ansprüchen 1, 5, 6 und 7, ferner umfassend ein System zum Löschen der Speicherzellen, dadurch gekennzeichnet, daß die Leseeinrichtung auch Teil des Systems zum Löschen ist, bei dem jede adressierte Zelle zu dem Löschezustand gelöscht wird, indem eine Folge des Löschens in einem kleinen Schritt und Lesens zum Verifizieren des Löschezustands wiederholt wird, bis der Löschezustand erreicht ist.

10. Nichtflüchtiger Speicher nach Anspruch 2, dadurch gekennzeichnet, daß dar in jeder genannten Master-Referenzzelle gespeicherte Ladungspiegel von außerhalb des Speichersystems elektrisch lösbar und programmierbar ist.

11. Nichtflüchtiger Speicher nach Anspruch 5, ferner gekennzeichnet durch einen Satz Master-Referenzzellen (507, 529), der den EEPROM-Feld zur Speicherung des Satzes vorbestimmter Schwellenpegel zugeordnet ist.

12. Speichersystem nach Anspruch 11, dadurch gekennzeichnet, daß die Master-Referenzzelle ein Element der Speicherzellen des Feldes ist.

13. Nichtflüchtiger Speicher nach den Ansprüchen 1 und 2-4 sowie 10, dadurch gekennzeichnet, daß die Referenzzelle ein Element der Speicherzellen des Feldes ist.

5

#### Revendications

1. Mémoire rémanente (130, 140, 150, 160) 10 comprenant un groupement d'une pluralité de cellules de mémoire programmables et effaçables électriquement à semi-conducteurs pouvant être désignées par une adresse, du type présentant une source, un drain, une grille de commande, une grille flottante capable de conserver un niveau de charge programmé dans celle-ci pendant l'utilisation de la mémoire et une électrode d'effacement capable d'enlever la charge de ladite grille flottante ; un système permettant de lire (220, 410, 420, 440, 513) 15 afin de savoir si l'état programmé d'une cellule désignée par son adresse est supérieur ou inférieur à un seuil prédéterminé ; une cellule de mémoire de référence (400, 529, 525) ; et un moyen de lecture (410) qui répond à ladite cellule de référence et permet de comparer le niveau de charge d'une cellule désignée par son adresse à celui de ladite cellule de référence ; caractérisée par un moyen (210, 411) 20 qui répond à l'effacement et à la reprogrammation dudit groupement de cellules de mémoire afin d'effacer et de reprogrammer ladite cellule de mémoire de référence avec une charge qui est sensiblement égale ou proportionnellement au seuil audit seuil.

25

2. Mémoire rémanente selon la revendication 1, caractérisée, de plus, par au moins une cellule de référence mère qui peut être effacée et programmée avec une charge qui est sensiblement égale ou proportionnellement au seuil, et dans laquelle ledit moyen de reprogrammation de la cellule de référence comporte un moyen permettant de programmer ladite cellule de référence à partir de ladite cellule de référence mère.

30

3. Mémoire rémanente selon la revendication 2, caractérisée en ce que ledit moyen de lecture comporte un moyen permettant de comparer directement le niveau de charge d'une cellule désignée par son adresse à celui de ladite cellule de référence.

35

4. Mémoire rémanente selon la revendication 2, caractérisée en ce que ledit moyen de lecture comporte un moyen permettant de régler le seuil prédéterminé de ladite cellule de référence afin qu'il corresponde sensiblement à celui de la cellule de référence, et un moyen permettant de comparer la cellule désignée par son adresse au seuil réglé de ladite cellule de référence mère.

40

5. Mémoire rémanente (130, 140, 150, 160) 10 comprenant :

un groupement EEPROM comportant une pluralité de groupes (501, 503, 505) de cellules de mémoire EEPROM pouvant être individuellement désignées par une adresse, chaque groupe de cellules étant effaçable ensemble, en tant qu'unité, au moins un niveau de seuil prédéterminé permettant de délimiter deux états de conduction des cellules dans ledit groupement EEPROM, au moins une cellule de référence de groupe (525) fournie en tant que partie de chaque groupe (503) de cellules de mémoire permettant de mémoriser un niveau de seuil de groupe correspondant audit niveau de seuil prédéterminé, un moyen de lecture (410, 440, 513) d'une cellule désignée par son adresse dudit groupe de cellules par comparaison au niveau du seuil du groupe,

un moyen (210, 411) qui répond à l'effacement et à la reprogrammation dudit groupe de cellules afin d'effacer et de reprogrammer ladite cellule de référence de groupe, pour un niveau de seuil de groupe correspondant audit niveau de seuil prédéterminé.

6. Mémoire rémanente selon la revendication 5, dans laquelle ledit moyen de lecture comporte un moyen permettant de comparer directement une cellule désignée par son adresse (523) aux cellules de référence de groupe (525) du groupe donné.

7. Mémoire rémanente selon la revendication 5, comportant au moins une cellule de référence mère permettant de mémoriser un niveau de seuil mère (531), et ledit moyen de lecture comportant un moyen permettant de régler le niveau de seuil maître afin qu'il corresponde au niveau de seuil du groupe, et un moyen permettant de comparer le niveau de seuil d'une cellule désignée par son adresse (523) avec le niveau de seuil maître ainsi réglé.

8. Mémoire rémanente selon les revendications 1, 5, 6 et 7, comprenant en outre un système permettant de programmer les cellules de mémoire, caractérisé en ce que le moyen de lecture fait également partie dudit système permettant de programmer les cellules de mémoire dans lesquelles chaque cellule désignée par son adresse est programmée, pour prendre un état souhaité, par une séquence répétitive de programmation en une petite étape et de lecture afin de vérifier l'état programmé jusqu'à ce qu'un atteigne l'état souhaité.

9. Mémoire rémanente selon les revendications 1, 5, 6 et 7, comprenant en outre un système permettant

d'effacer les cellules de mémoire, caractérisée en ce que le moyen de lecture fait également partie du dit système permettant d'effacer, dans lequel chaque cellule désignée par son adresse est effacée, pour prendre l'état effacé, par une séquence répétitive d'effacement en une petite étape et de lecture afin de vérifier l'état effacé jusqu'à ce qu'on atteigne l'état d'effacement souhaité.

10. Mémoire rémanente selon la revendication 2, caractérisée en ce que le niveau de charge mémorisé dans chaque dite cellule de référence mère est effaçable et programmable électriquement à partir de l'extérieur du dit système de mémoire.

11. Mémoire rémanente selon la revendication 5, caractérisée en outre par un ensemble de cellules de référence mères (507, 529) associé à un groupement EEPROM afin de mémoriser l'ensemble de niveaux de seuil prédéterminés.

12. Système de mémoire selon la revendication 11, caractérisé en ce que ladite cellule de référence mère est un élément desdites cellules de mémoire du groupement.

13. Mémoire rémanente selon les revendications 1, 2 à 4 et 10, caractérisé en ce que ladite cellule de référence est un élément desdites cellules de mémoire du groupement.

5

15

20

25

30

35

40

45

50

55




FIG.—I.




FIG. 2.




FIG. 3.




FIG. 4.




FIG.—5.




FIG. 6.




FIG. 7A.




FIG. 7B.




FIG. 8A.




FIG. 8B.




FIG. 9A.




FIG. 9B.




FIG. 9C.




FIG. 10.




FIG. II




FIG. 12A.




FIG. 13A.




FIG. 13B.




FIG. 13C.




FIG. 12B.




FIG. 13D.


READ/PROGRAM DATA PATHS FOR  $n$  CELLS IN PARALLEL

FIG. 14.




FIG. 15.





FIG. 16.



210

FIG. 17.

	SELECTED CONTROL GATE $V_{CG}$	DRAIN $V_D$	SOURCE $V_S$	ERASE GATE $V_{EG}$
READ	$V_{PG}$	$V_{REF}$	$V_{SS}$	$V_E$
PROGRAM	$V_{PG}$	$V_{PD}$	$V_{SS}$	$V_E$
PROGRAM VERIFY	$V_{PG}$	$V_{REF}$	$V_{SS}$	$V_E$
ERASE	$V_{PG}$	$V_{REF}$	$V_{SS}$	$V_E$
ERASE VERIFY	$V_{PG}$	$V_{REF}$	$V_{SS}$	$V_E$

TABLE 1

(TYPICAL VALUES)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
$V_{PG}$	$V_{CC}$	12V	$V_{CC} + \delta V$	$V_{CC}$	$V_{CC} - \delta V$
$V_{CC}$	5V	5V	5V	5V	5V
$V_{PD}$	$V_{SS}$	8V	8V	$V_{SS}$	$V_{SS}$
$V_E$	$V_{SS}$	$V_{SS}$	$V_{SS}$	20V	$V_{SS}$
UNSELECTED CONTROL GATE	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$
UNSELECTED BIT LINE	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$	$V_{REF}$

$$V_{SS} = 0V, \quad V_{REF} = 1.5V, \quad \delta V = 0.5V - 1V$$

TABLE 2